News and Events
Excellicon Introduces Automated Constraints Simulation to Minimize the Gate Level Simulation
May 21st, 2019 – Laguna Hills, CA
Excellicon Inc. an innovative provider of end-to-end timing constraints products announced addition of latest capabilities to its product line up. SDC simulation is a new capability provided through the ConCert product by Excellicon. By enabling designers to perform simulation of timing constraints, the challenges often faced at late design stages can be addressed very early on through simulation of timing constraints at RTL stage of design.
Gate level sims which are typically performed upon completion of timing closure as the last step towards functional verification with respect to timing can now be performed to very early stages of the design by extracting SVA’s directly from the timing constraints which may have been either authored by designer, or IP providers, or even automatically generated by Excellicon’s Constraints Manager. This simulation capability ensures that timing requirements as described through timing constraints; SDC’s are functionally verified at vert early design stages throughout the entire flow.
“Gate level simulation has always challenged designer and at times caught the designers by surprise very late in the design cycle. Being able to validate the timing requirements as they relate to the functional aspects of the design is a crucial step in verification. SDC simulation allows for designer to gain early insight into the functional implication of timing constraints very early on which in turn not only removes the uncertainties late in the game but also improves the coverage and quality of the design” said Himanshu Bhatnagar, Excellicon’s CEO.
Excellicon is an innovative provider of end-to-end Timing Constraints Analysis and Debugging solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products Constraints Manager, Constraints CerTifier, Exception-ToolBox (ET), Budgeting-Tool Box (BT), Equivalence-Checker (EQ), and ConTree address the needs of designers at every stage of SOC design and implementation in a unified environment. – Timing Closure; Done Once! Done Right!
For further information contact: